-
1 high performance multiprocessor bus
высокопроизводительная мультипроцессорная шина
—
[Е.С.Алексеев, А.А.Мячев. Англо-русский толковый словарь по системотехнике ЭВМ. Москва 1993]Тематики
EN
Англо-русский словарь нормативно-технической терминологии > high performance multiprocessor bus
-
2 высокопроизводительная мультипроцессорная шина
высокопроизводительная мультипроцессорная шина
—
[Е.С.Алексеев, А.А.Мячев. Англо-русский толковый словарь по системотехнике ЭВМ. Москва 1993]Тематики
EN
Русско-английский словарь нормативно-технической терминологии > высокопроизводительная мультипроцессорная шина
-
3 system
1) система || системный3) вчт операционная система; программа-супервизор5) вчт большая программа6) метод; способ; алгоритм•system halted — "система остановлена" ( экранное сообщение об остановке компьютера при наличии серьёзной ошибки)
- CPsystem- H-system- h-system- hydrogen-air/lead battery hybrid system- Ksystem- Lsystem- L*a*b* system- master/slave computer system- p-system- y-system- Δ-system -
4 architecture
1) структура; конфигурация; конструкция2) вчт архитектура•- bit-addressable architecture
- bit-slice architecture
- boundary scan architecture - bus architecture
- bus structured architecture
- chip architecture
- client-server architecture
- closed architecture - computer family architecture
- connectionist architecture
- data bus architecture
- data flow architecture
- defense-in-depth security architecture
- die architecture
- digital network architecture - dynamic power management architecture
- dynamic scalable architecture
- engagement architecture - firmware architecture
- hardware architecture
- Harvard architecture
- high-performance computer architecture
- hub architecture
- industry standard architecture
- linear addressing architecture
- machine check architecture
- medium control architecture
- micro channel architecture
- MIMD architecture
- MISD architecture
- modular architecture
- multi-issue architecture
- multiple-instruction multiple-data architecture
- multiple-instruction single-data architecture
- multiprocessor architecture
- multi-tier architecture
- network architecture
- neural network architecture - pipelined architecture
- Princeton architecture
- problem-oriented architecture
- process architecture
- PS/2 architecture - security architecture
- segmented addressing architecture
- segmented memory architecture
- serial storage architecture
- shading architecture
- shared memory architecture - single-instruction multiple-data architecture
- single-instruction single-data architecture
- SISD architecture
- slice architecture
- software architecture
- stack architecture
- stack-based architecture
- superpipelined architecture - systolic array architecture - tree architecture
- tree-and-branch architecture - unified memory architecture
- very long instruction word architecture
- virtual architecture - von Neumann architecture -
5 architecture
1) структура; конфигурация; конструкция2) вчт. архитектура•- bit-addressable architecture
- bit-slice architecture
- boundary scan architecture
- broadband network architecture
- bubble chip architecture
- bus architecture
- bus structured architecture
- chip architecture
- client-server architecture
- closed architecture
- common object request brokers architecture
- computer architecture
- computer family architecture
- connectionist architecture
- data bus architecture
- data flow architecture
- defense-in-depth security architecture
- die architecture
- digital network architecture
- distributed enterprise management architecture
- document content architecture
- document interchange architecture
- domain architecture
- dynamic power management architecture
- dynamic scalable architecture
- engagement architecture
- enhanced industry standard architecture
- extensible architecture
- final-form-text document content architecture
- firewall architecture
- firmware architecture
- hardware architecture
- Harvard architecture
- high-performance computer architecture
- hub architecture
- industry standard architecture
- linear addressing architecture
- machine check architecture
- medium control architecture
- micro channel architecture
- MIMD architecture
- MISD architecture
- modular architecture
- multi-issue architecture
- multiple-instruction multiple-data architecture
- multiple-instruction single-data architecture
- multiprocessor architecture
- multi-tier architecture
- network architecture
- neural network architecture
- office document architecture
- office document management architecture
- open architecture
- open document architecture
- open document management architecture
- open network architecture
- organizational architecture
- pipelined architecture
- Princeton architecture
- problem-oriented architecture
- process architecture
- PS/2 architecture
- revisable-form-text document content architecture
- scalable processor architecture
- security architecture
- segmented addressing architecture
- segmented memory architecture
- serial storage architecture
- shading architecture
- shared memory architecture
- signal computing system architecture
- SIMD architecture
- single-instruction multiple-data architecture
- single-instruction single-data architecture
- SISD architecture
- slice architecture
- software architecture
- stack architecture
- stack-based architecture
- superpipelined architecture
- systems application architecture
- systems monitor architecture
- systems network architecture
- systolic architecture
- systolic array architecture
- Texas Instruments graphics architecture
- three-tier architecture
- tree architecture
- tree-and-branch architecture
- twin-bank memory architecture
- two-level cache architecture
- unified memory architecture
- very long instruction word architecture
- virtual architecture
- virtual intelligent storage architecture
- VLIW architecture
- von Neumann architecture
- Windows open services architectureThe New English-Russian Dictionary of Radio-electronics > architecture
См. также в других словарях:
Runway bus — The Runway bus is a front side bus developed by Hewlett Packard for use by its PA RISC microprocessor family. The Runway bus is a 64 bit wide, split transaction, time multiplexed address and data bus running at 120 MHz. This scheme was chosen by… … Wikipedia
высокопроизводительная мультипроцессорная шина — — [Е.С.Алексеев, А.А.Мячев. Англо русский толковый словарь по системотехнике ЭВМ. Москва 1993] Тематики информационные технологии в целом EN high performance multiprocessor bus … Справочник технического переводчика
Cell (microprocessor) — Cell is a microprocessor architecture jointly developed by Sony Computer Entertainment, Toshiba, and IBM, an alliance known as STI . The architectural design and first implementation were carried out at the STI Design Center in Austin, Texas over … Wikipedia
Parallel computing — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concurrent computing … Wikipedia
PDP-11 — This article is about the PDP 11 series of minicomputers. For the PDP 11 processor architecture, see PDP 11 architecture. The PDP 11 was a series of 16 bit minicomputers sold by Digital Equipment Corporation (DEC) from 1970 into the 1990s, one of … Wikipedia
Multi-core — A multi core processor (or chip level multiprocessor, CMP) combines two or more independent cores into a single package composed of a single integrated circuit (IC), called a die, or more dies packaged together. The individual core is normally a… … Wikipedia
Multi-core processor — Diagram of a generic dual core processor, with CPU local level 1 caches, and a shared, on die level 2 cache … Wikipedia
MIPS architecture — MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a RISC microprocessor architecture developed by MIPS Technologies. As of|1999|alt=By the late 1990s it was estimated that one in three RISC chips produced were … Wikipedia
CUDA — Developer(s) Nvidia Corporation Stable release 4.0 / May 17 2011; 6 months ago (May 17 2011) Operating system Windows XP and later Mac OS X Linux … Wikipedia
Microprocessor — Intel 4004, the first general purpose, commercial microprocessor A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single integrated circuit,[1] (IC) or at most a few integrated circuits … Wikipedia
Symmetric multiprocessing — In computing, symmetric multiprocessing (SMP) involves a multiprocessor computer hardware architecture where two or more identical processors are connected to a single shared main memory and are controlled by a single OS instance. Most common… … Wikipedia
